This brief presents an external capacitor-less nMOS low-dropout (LDO) voltage regulator integrated with a standard CSMC 0.6-µm BiCMOS technology. Over a −55 • C to +125 • C temperature range, the fabricated LDO provides a stable and considerable amount of 3 A output current over wide ranges of output capacitance C OUT (from zero to hundreds of µF) and effective-series-resistance (ESR) (from tens of milliohms to several ohms). A LDO voltage of 200 mV has been realized by accurate modeling. Operating with an input voltage ranging from 2.2 to 5.5 V provides a scalable output voltage from 0.8 to 3.6 V. When the load current jumps from 100 mA to 3 A within 3 µs, the output voltage overshoot remains as low as 50 mV without output capacitance, C OUT . The system bandwidth is about 2 MHz, and hardly changes with load altering to ensure system stability. To improve the load transient response and driving capacity of the nMOS power transistor, a buffer with high input impedance and low output impedance is applied between the transconductance amplifier and the nMOS power transistor. The total area of fabricated LDO voltage regulator chip including pads is 2.1 mm × 2.2 mm.
I. INTRODUCTION
I N RECENT years, battery-powered electric and electronic devices such as energy-efficient cellular phones and other palm-size portable computer benefitted the rapid development of the semiconductor technology. Power management is necessary for a variety of analog and mixed-signal electronic devices for reducing the standby power and maximising the battery run-time [1] , [2] . Low-dropout (LDO) regulators are one of the essential components in power management modules supporting widely distributed voltage domains, for noise-sensitive analog/RF circuits, and energy-efficient Internet-of-Things device applications [3] . Furthermore, as the final blocks in certain power suppliers, low undershoot and overshoot are always required.
Recently, the most adopted types of LDOs are the digital-LDO and the analog-LDO. The typical digital-LDO regulator in [4] uses an analog loop to set the output voltage. Digital-LDOs use a digital controller to minimise analog compensation. An analog-to-digital converter serves to switch on and off transistors making a digital-to-analog converter, which increases the circuit complexity and reduces efficiency [5] . The finite resolution introduces the quantisation noise. Fig. 1 shows a typical analog-LDO regulator. It is a secondorder system with a high gain error amplifier and an output PMOS transistor M P . Resistors R f1 and R f2 constituting a voltage divider that scales V OUT , compares it against the reference voltage V REF , and amplifies the error. When V OUT deviates from the desired value, the error amplifier drives in feedback the power transistor and brings the output voltage to the proper value.
In general, the circuit uses an external large output capacitor C OUT and its equivalent series resistance R ESR to suppress the output voltage undershoot and overshoot of the LDO regulator under rapid and substantial load transient changes as the capacitor can supply instantaneous current required by the load transient. Nowadays, the development of manufacturing processes of electronic components makes the size and cost of ceramic capacitors significantly lower than before. Therefore, the use of ceramic capacitors is an optimal choice for today's LDO applications. However, because of the low ESR characteristics of ceramic capacitors, it is not easy to compensate for the secondary pole which always leads to the unstable phenomena [6] . Also, C OUT affects the response time. This brief proposes a solution for NMOS LDO where a load capacitance is not necessary for stability. The use of the NMOS power transistor also reduces the area compared to the PMOS power transistor scheme.
There are many proposed state-of-the-art LDO topologies, which feature capless [7] , [8] , fast transient [9] - [11] , and so on. However, most of the researches do not consider ultra-large output currents, the package and a broad range of temperature operation. The LDO chip in this brief is required to supply up to several amperes of load current at a very stable operation over a wide range of temperature. Additionally, the LDO must be simple enough for easy design verifications.
The LDO circuit target of this brief must be able to provide a 3 A maximum output current with 200 mV of low dropout voltage. The transient response under abrupt changes of the large output current is an issue. The proposed solution uses a feedback network which senses transient changes in output voltage V OUT . The bias current is able to react quickly to a change in the output voltage V OUT , so that the LDO has stable operation and high phase margin (about 50 degrees in the worst case). This feature holds for wide ranges of output capacitance and ESR. For instance, when the load current jumps from 100 mA to 3 A within 3 μs, the output voltage overshoot remains as low as about 50 mV without output capacitance C OUT . Also, the LDO can operate over a wide temperature range from −55 • C to +125 • C.
The organisation of this brief is as follows: Sections II and III describe the system overview, the circuit design and the main features of the LDO. Section IV discusses measurement results, and Section V concludes this brief. 
II. SYSTEM OVERVIEW
The system block diagram in this brief is shown in Fig. 2 . The V IN terminal is an input of the LDO, input voltage range lies between 1.1 V and 5.5 V, the V OUT terminal provides an adjustable output voltage for the load from 0.8 V to 3.6 V. Soft-Start (SS) provides a linear startup for the LDO chip and the monotonic soft-start is well-suited for powering a variety of different types of processors and specific integrated circuits. The user-programmable soft-start can effectively reduce the inrush current during startup, thus the reliability of the system can be enhanced. When the circuit is power on, a typical of 0.73 μA of current charges the capacitor C SS , the initial voltage on the C SS is 0, when the voltage on the C SS reaches the 0.8 V of reference voltage, the control unit stops the charging, then the charge current becomes zero, the voltage of the C SS keeps constant at 0.8 V of reference voltage. The bandgap voltage is typically 1.2 V. The EN terminal is an input which enables or shuts down the device, furthermore, the enable circuitry has hysteresis and de-glitching for use with relatively slow-ramping analog signals. The comparator makes a comparison between the reference and the fraction of the desired output voltage value, then the PG terminal provides an indication for the post-stage circuit to prevent the chip from attempting to operate on improper voltages. It is worth mentioning that this LDO is designed to have fasttransient response for large load current changes and also features thermal shutdown protection, under-voltage protection (UVLO) and over-current protection. The closed negative feedback loop (in red dashed box) which reacts to the current of load immediately includes: a dual-input transconductance error amplifier [12] , a buffer, a mirror NMOS which keeps track of the current of the power transistor, and a high pass filter constituting by r f and C f , where r f can be recognized variable resistor which is controlled by the current of the load.
III. CIRCUIT DESIGN METHODOLOGY
A. Error Amplifier and Buffer Design 1) Error Amplifier: As shown in Fig. 3 (a) , the error amplifier has two pairs of NMOS differential input. One pair of differential input provides the main gain, and the other pair of differential input has smaller gain which provides a path for the feedback signals which will be superimposed on the main gain. In addition, since the reference voltage is low, only 0.8 V, which is closer to the threshold voltage V th of NMOS, the amplitude of the inputs is very small, then if PMOS transistors are used as the input differential pairs, the gate-source voltage V GS will be too large, leads a very small g m (g m = 2I D /(V GS − V TH )) in case the tail current is predetermined, so that the width to length ratio will become much larger to achieve sufficient gain, at the same time, the parasitic gate capacitance becomes much larger and the loop response time becomes longer. Therefore, NMOS differential input pairs with level shifters are applied in this brief. Firstly, since the feedback voltage is generally near the reference voltage, which is set to 0.8 V, so the level shifter is necessary to shift the input voltage range; accordingly, the transconductance g m can be adjusted flexibly by controlling the input voltage. Both outputs of the two NMOS differential pairs are connected to a folded cascode output stage, their currents are summed together through the folded cascode output stage. Finally, the output signal V Amp,out is applied to the driver and a buffer for its proportional mirror transistor.
2) Buffer: Because the LDO uses NMOS as the power transistor, the voltage range applied to the gate of the power transistor is from 0.8 V to 5 V, then the buffer needs to work under this wide range, a two-stage buffer applied in this brief is shown in Fig. 3 (b) . The first stage is a complementary input stage, which is composed of a pair of PMOS and NMOS complementary differential pairs, which can respond to the wide input range required by the LDO. A fast transient design consisting of the bipolar transistors in the red dashed box (Q1, Q2, Q3, Q4 and Q5, Q6, Q7, Q8) can quickly charge and discharge the gate capacitors of P3, P4, P5, and P7, which is effective to improve the response speed. Bipolars Q9 and Q10 as the second stage input pair of buffer with small input capacitance will improve the output current capability and response time further, also the push-pull class AB output stage is used to enhance the output voltage swing and driving capability of load.
B. Loop Stability Considerations
In this brief, the dual-input transconductance superimposed amplifier, buffer, as well as a high-pass filter constitute a closed-loop negative feedback, which has good stability and high phase margin (about 50 degrees in the worst case) over a wide range of output capacitor and its ESR (even without output capacitance).
In order to ensure the system stability, the high-pass filter feedback circuit and the transconductance ratio of the dualinput amplifier need to be carefully designed. As shown in Fig. 2 , the high-pass filter feedback circuit comprises a current mirror NMOS whose current is scaled down of the NMOS power transistor (the ratio is about 1:40,000) and a first-order high-pass filter, the source of the mirror NMOS is connected to a current source, thus, the source voltage substantially follows the gate voltage without being affected by the output capacitance. In Fig. 4 , the green curve corresponds to the loop gain and phase without load, in this case, the loop gain and phase are 1 MHz and 80 degrees respectively, while the red curve corresponds to the loop gain and phase with 3 A full load current, the loop gain and phase are 200 kHz and 50 degrees. Through trial and error, the dual-input transconductance ratio of the error amplifier must satisfy at least g m(N1,2) : g m(N3,4) = 10 : 1, then the worst-case phase margin of 50 degrees can be satisfied. Under the extreme case, g m(N1,2) : g m(N3,4) = 1 : 1, the zero of the high-pass filter feedback circuit will almost counteract the second pole generated by the output capacitance, then the phase margin will become 90 degrees (π /2), this means that non-stability issues will never occur. However, in this case, the transient response speed of the LDO will worsen. In addition to the above issues, some performance requirements such as low noise and low offset also require the use of a smaller input transconductance g m(N3,4) . Also, the larger input transconductance g m(N3,4) will increase the static current and chip area.
In general, the LDO loop uses an innovative transconductance amplifier, a buffer and a high pass filtered feedback circuit that is unaffected by the load capacitance C OUT . In fact, a zero is introduced to follow the second pole associated with the load capacitance C OUT and provides a minimum of 50 degree phase margin with a wide range of load current I L and output capacitance C OUT . Moreover, the loop stability of the LDO is insensitive to the ESR of the out capacitance, which enables the NMOS LDO to achieve significant market advantages.
In addition, in order to achieve a dropout voltage of less than 200 mV at 3 A current even when packaged, bondwires are in parallel connection, as shown in Fig. 5(a) , eight 1-mm gold wires form the R BOND . In Fig. 5(a) , L, D, and m respectively indicate the lead length, the bondwire diameter, and the number of bondwires in parallel connection respectively. Fig. 5(a) shows the equivalent resistance of a ceramic package. R NMOS is the on-resistance of the LDO, R BOND is the equivalent resistance of the bond between the ceramic substrate and the leadframe, and R LEAD is the equivalent resistance of the lead. Finally, the total resistance R total from input to output is equal to 67.45 m . 
IV. MEASUREMENT RESULTS
The LDO is fabricated using a 0.6 μm CSMC BiCMOS process, and Fig. 5(b) shows the chip photo. The entire area of the chip including pads is 2.1 mm × 2.2 mm, and the core area without pads is 1.88 mm × 1.96 mm. The size of The chip has a fast transient response with large load current variations. Fig. 6 shows the overshoot and undershoot are respectively about 40 mV and 51 mV without output capacitor, here, V BIAS = 5V, V OUT = 1.6V, and the settling time is approximately 20 μs.
The performance of the LDO keeps stable over the entire −55 • C to +125 • C range. As shown in Fig. 7(a) , the variation of V out over the full temperature range is less than 0.25% and the quiescent current I q varies from 1.25 mA to 2.74 mA over the full temperature range. Fig. 7(b) shows the load regulation with load current varies from 50mA to 3A, the variance of V out is 5 mV, and the LDO load regulation reaches 1.6 mV/A. Fig. 7(c) shows that when the load current is 50 mA, V in changes from 1.9 V to 5 V, the variance of V out is 1 mV, and the line regulation is 0.3 mV/V. Table I summarises the measurement results of the fabricated LDO and comparison with state-of-the-art commercial products and academic research works. Among all the products, the proposed LDO has the fastest transient response, and can provide the maximum 3 A output current. Compared with similar product, this brief has excellent line and load regulation. Although [15] has better line regulation, its maximum output current is only 0.8 A. Academic research works [6] can achieve low dropout voltage, but [6] does not provide the data of V OUT when I OUT is smaller than 30 mA. Also, all of these academic research works including [6] , [16] and [7] do not consider the wide temperature operation and package. Finally, Figure of Merit (FOM) are compared by using [6] :
The smaller the FOM, the better the transient response the LDO achieves. As shown in Table I , the proposed LDO obtains the smallest FOM factor among all of these commercial products, and in general, capless design can achieve excellent FOM. 
V. CONCLUSION
An external capacitor-less NMOS low dropout linear regulator using a dual-input transconductance amplifier with CSMC 0.6 μm CMOS technology has been integrated. The measurement results show a maximum of 3 A output current and the low dropout voltage is about 200 mV. This fabricated LDO works stably under a wide range of output capacitance C OUT and ESR, this non-sensitivity of loop stability to the ESR enables the NMOS LDO to achieve significant market advantages because most of the NMOS LDOs require an output capacitor to ensure circuit stability.
